Data Connect DSP19.2 Guia do Utilizador Página 29

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 61
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 28
CY7C66013
C
CY7C66113
C
Document #: 38-08024 Rev. *B Page 29 of 61
The I
2
C Status and Control register bits are defined in Table 13-1, with a more detailed description following.
Bit 7: MSTR Mode
Setting this bit to 1 causes the I
2
C-compatible block to initiate a master mode transaction by sending a start bit and
transmitting the first data byte from the data register (this typically holds the target address and R/W bit). Subsequent bytes
are initiated by setting the Continue bit, as described below.
Clearing this bit (set to 0) causes the GPIO pins to operate normally
In master mode, the I
2
C-compatible block generates the clock (SCK), and drives the data line as required depending on
transmit or receive state. The I
2
C-compatible block performs any required arbitration and clock synchronization. IN the
event of a loss of arbitration, this MSTR bit is cleared, the ARB Lost bit is set, and an interrupt is generated by the
microcontroller. If the chip is the target of an external master that wins arbitration, then the interrupt is held off until the
transaction from the external master is completed.
When MSTR Mode is cleared from 1 to 0 by a firmware write, an I
2
C Stop bit is generated.
Bit 6: Continue/Busy
This bit is written by the firmware to indicate that the firmware is ready for the next byte transaction to begin. In other words,
the bit has responded to an interrupt request and has completed the required update or read of the data register. During a
read this bit indicates if the hardware is busy and is locking out additional writes to the I
2
C Status and Control register. This
locking allows the hardware to complete certain operations that may require an extended period of time. Following an I
2
C
interrupt, the I
2
C-compatible block does not return to the Busy state until firmware sets the Continue bit. This allows the
firmware to make one control register write without the need to check the Busy bit.
Bit 5: Xmit Mode
This bit is set by firmware to enter transmit mode and perform a data transmit in master or slave mode. Clearing this bit
sets the part in receive mode. Firmware generally determines the value of this bit from the R/W bit associated with the I
2
C
address packet. The Xmit Mode bit state is ignored when initially writing the MSTR Mode or the Restart bits, as these cases
always cause transmit mode for the first byte.
Bit 4: ACK
This bit is set or cleared by firmware during receive operation to indicate if the hardware should generate an ACK signal
on the I
2
C-compatible bus. Writing a 1 to this bit generates an ACK (SDA LOW) on the I
2
C-compatible bus at the ACK bit
time. During transmits (Xmit Mode = 1), this bit should be cleared.
Bit 3: Addr
This bit is set by the I
2
C-compatible block during the first byte of a slave receive transaction, after an I
2
C start or restart.
The Addr bit is cleared when the firmware sets the Continue bit. This bit allows the firmware to recognize when the master
has lost arbitration, and in slave mode it allows the firmware to recognize that a start or restart has occurred.
Bit 2: ARB Lost/Restart
This bit is valid as a status bit (ARB Lost) after master mode transactions. In master mode, set this bit (along with the
Continue and MSTR Mode bits) to perform an I
2
C restart sequence. The I
2
C target address for the restart must be written
to the data register before setting the Continue bit. To prevent false ARB Lost signals, the Restart bit is cleared by hardware
during the restart sequence.
Table 13-1. I
2
C Status and Control Register Bit Definitions
Bit Name Description
0I
2
C Enable When set to ‘1’, the I
2
C-compatible function is enabled. When cleared, I
2
C GPIO pins operate
normally.
1 Received Stop Reads 1 only in slave receive mode, when I
2
C Stop bit detected (unless firmware did not ACK the
last transaction).
2 ARB Lost/Restart Reads 1 to indicate master has lost arbitration. Reads 0 otherwise.
Write to 1 in master mode to perform a restart sequence (also set Continue bit).
3 Addr Reads 1 during first byte after start/restart in slave mode, or if master loses arbitration.
Reads 0 otherwise. This bit should always be written as 0.
4 ACK In receive mode, write 1 to generate ACK, 0 for no ACK.
In transmit mode, reads 1 if ACK was received, 0 if no ACK received.
5 Xmit Mode Write to 1 for transmit mode, 0 for receive mode.
6 Continue/Busy Write 1 to indicate ready for next transaction.
Reads 1 when I
2
C-compatible block is busy with a transaction, 0 when transaction is complete.
7 MSTR Mode Write to 1 for master mode, 0 for slave mode. This bit is cleared if master loses arbitration.
Clearing from 1 to 0 generates Stop bit.
Vista de página 28
1 2 ... 24 25 26 27 28 29 30 31 32 33 34 ... 60 61

Comentários a estes Manuais

Sem comentários

Samsung MW71E-S podręczniki

Instrukcje obsługi i podręczniki użytkownika dla Nie Samsung MW71E-S.
Dostarczamy 2 pdf podręczników Samsung MW71E-S do pobrania za darmo według typów dokumentów: Instrukcja Użytkownika






Więcej produktów i instrukcji dla Nie Samsung

Modele Rodzaj dokumentu
AP-N1830 Instrukcja Użytkownika Samsung AP-N1830 사용자 설명서, 48 strony
SEW-3G106M Instrukcja Użytkownika Samsung SEW-3G106M 사용자 설명서, 18 strony
WD0894W8N/CD Instrukcja Użytkownika   Samsung WD0894W8N/CD manual de utilizador, 44 strony
SWT10H2 Instrukcja Użytkownika   Samsung SWT10H2 User manual, 1 strony
NV75J7570RS/EF Instrukcja Użytkownika     Samsung Twin Convection NV75J7570RS/EF Manuel de l'utilisateur, 240 strony
US-M70S Instrukcja Użytkownika Samsung US-M70S User Manual, 8 strony
GT-E1230 Instrukcja Użytkownika   Samsung GT-E1230 Kasutusjuhend, 2 strony
RSH7ZNRS Instrukcja Użytkownika   Samsung RSH7ZNRS Používateľská príručka [sk] , 64 strony
HMX-U20LP Instrukcja Użytkownika   Samsung HMX-U20LP User manual, 90 strony
AM050FNKDEH Instrukcja Użytkownika   Samsung AM050FNKDEH manual de utilizador, 66 strony
VC-SA730 Instrukcja Użytkownika Samsung VC-SA730 사용자 설명서, 4 strony
SHS-300BT Instrukcja Użytkownika Samsung 삼성 헤드셋 SHS-300BT User Manual, 12 strony
WA65H4000SG/ST Instrukcja Użytkownika   Samsung เครื่องซักผ้าฝาบน WA4000HS พร้อมด้วย Wobble Technology, 6 กก. คู่มือการใช้งาน, 22 strony
G2711N Instrukcja Użytkownika   Samsung G2711N Manuale utente, 16 strony
SKM-2000UB Instrukcja Użytkownika Samsung SKM-2000UB User Manual, 1 strony
FRS73DRYMP Instrukcja Użytkownika Samsung FRS73DRYMP 사용자 설명서, 48 strony
VC-CH721 Instrukcja Użytkownika Samsung VC-CH721 사용자 설명서 [en] , 4 strony
MW82P-B Instrukcja Użytkownika Samsung MW82P-B Betjeningsvejledning, 8 strony
SRS515CG Instrukcja Użytkownika Samsung SRS515CG 사용자 설명서, 16 strony
SAMSUNG I8 Instrukcja Użytkownika   Samsung SAMSUNG I8 Instrukcja obsługi, 135 strony